

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/080,913	02/21/2002	Luu Thanh Nguyen	NSCIP131X1	1176
22434 7.	590 03/15/2006		EXAMINER	
BEYER WEAVER & THOMAS LLP			FARAHANI, DANA	
P.O. BOX 70250 OAKLAND, CA 94612-0250			APTIBUT	DARED MUMOED
			ART UNIT	PAPER NUMBER
			2891	
			DATE MAILED: 03/15/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

Application/Control Number: 10/080,913 Page 2

Art Unit: 2891

### **DETAILED ACTION**

1. In view of the appeal brief filed on 12/27/05 prosecution is reopened.

## Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 19, 20, 22, 24-27, 31, 33 and 34 are rejected under 35 U.S.C. 102(e) as being anticipated by Capote et al., hereinafter Capote (US Patent Application Publication 2002/0014703).

Regarding claims 19, 22, 24, and 27, Capote discloses in figures 5-11, a flip chip integrated 10 circuit having flip chip bond pads 24 formed directly on active surface of the flip chip; and

A substantially uniform layer of underfill adhesive 22 applied directly on the active surface of the flip chip integrated circuit and around the solder bumps formed onto the active surface, the substantially uniform layer of underfill adhesive having cut edges around the periphery of the flip chip (see paragraph 38).

Regarding claim 20, the underfill adhesive includes a hardener.

Regarding claim 25, the underfill adhesive is polyimide (see page 4, paragraph 36).

Art Unit: 2891

Regarding claim 26, the substrate has a plurality of contact pads 12 connecting the chip to the substrate.

Regarding claim 31, the underfill has elastic modulous in the range of 1 to 10 GPa (see paragraph 45).

Regarding claim 33, a solder paste is provided on the contact pads of the substrate (see figure 9).

Regarding claim 34, a fluxing material 39 is provided on the substrate.

## Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 21, 23, 28, 29, and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Capote.

Regarding claim 21, Capote discloses the claimed invention, as discussed above, except for expressly disclosing the underfill adhesive has a coefficient of thermal expansion (CTE) substantially similar to that of the substrate. However, Capote discloses that mismatch of the coefficients of thermal expansion between the chip and the substrate causes poor reliability of flip chip devices (see paragraph 5). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to make the CTE's of the substrate and the chip similar to increase the reliability of the device.

Application/Control Number: 10/080,913 Page 4

Art Unit: 2891

Regarding claims 23 and 28-30, Capote discloses the claimed invention, as discussed above, except for expressly disclosing the pre-cured height of the underfill adhesive applied to the wafer ranges from 140% to 90% of the height of the solder bumps and the underfill is substantially opaque with the claimed CET. However, it would have been obvious to one of ordinary skill in the art at the time of the invention to adjust the pre-cure height and other properties of the adhesive in accordance with the kind of adhesive that is available and also the environment in which the device is to be used. See in re *Leshin*, 125, USPQ 416 for the proposition that it is within the general skill of a worker in the art to choose a known material on the basis of its suitability for the intended use.

6. Claims 35-42 are rejected under 35 U.S.C. 103(a) as being unpatentable over Capote in view of Pasadyn et al., hereinafter Pasadyn (US Patent 6,605,479).

Capote discloses the limitations in those clams, as discussed above, except for a wafer in which a plurality of die is formed on.

Pasadyn discloses that in the art such arrangement is normally made on a wafer to make various applications (see col. 1, lines 50-53). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to make a plurality of die of the Capote reference on a wafer for various applications, while at the same time benefit from the properties associated with the flip chip of the Capote reference.

7. Claims 32 and 43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Capote (claim 32), and Capote in view of Pasadyn (claim 43) as applied to claims 19 and 35 above, and further in view of Chiu et al., hereinafter Chiu (U.S. Patent 6,391,683).

Art Unit: 2891

Capote in view of Pasadyn discloses the limitations in the claim, as discussed above, except for a dam around the periphery of the wafer.

Chiu discloses in figure 3C dam 111 around resin 141, and resin 141 is on substrate 110. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use a dam in the structure of Capote in view of Pasadyn, on the substrate of the Capote reference, which would be on a wafer, to physically secure the underfill material.

### Product-by-Process Limitations

While not objectionable, the Office reminds Applicant that "product by process" limitations in claims drawn to structure are directed to the product, per se, no matter how actually made. *In re Hirao*, 190 USPQ 15 at 17 (footnote 3). See also, *In re Brown*, 173 USPQ 685; *In re Luck*, 177 USPQ 523; *In re Fessmann*, 180 USPQ 324; *In re Avery*, 186 USPQ 161; *In re Wethheim*, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); *In re Marosi et al.*, 218 USPQ 289; and particularly *In re Thorpe*, 227 USPQ 964, all of which make it clear that it is the patentability of the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or otherwise. Note that applicant has the burden of proof in such cases, as the above case law makes clear. Thus, no patentable weight will be given to those process steps which do not add structural limitations to the final product.

For example, in claim 24, the underfill adhesive layer is deposited on the active surface of the flip chip in wafer form <u>before</u> chip is singulated, is considered method of forming the chip

Application/Control Number: 10/080,913 Page 6

Art Unit: 2891

and an intermediate product which does not add to the limitations of the final product.

Therefore, such limitations are given no patentable weight.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dana Farahani whose telephone number is (571)272-1706. The examiner can normally be reached on M-F 9:00AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bill Baumeister can be reached on (571)272-1722. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

D. Farahani

TECHNOLOGY CENTER 2800